Abstract. One of the main problems in providing the amount of computation requested by the Molecular Dynamic domain is to offer an appropriate architectural environment for solving all the aspects of the intense parts of the involved computation. Current solutions accelerate only partially the intense computation -forces computation & position and speed updates, which represents around 75% from the total computational effort -thus limiting the help provided by the parallel computing resources involved. The aim of this paper is to introduce a parallel accelerator featured with functions able to add to the accelerated functions the neighbourhood list building, which represent around 25% from the total computation. Thus, accelerations higher than the current ∼ 4× are expected. Our proposal, the MapReduce Accelerator, is evaluated using the Gromacs system. The Martini water example, running on a cycle accurate simulator, is used to evaluate the speed-up and the energy.
Introduction
The Molecular Dynamics computational domain belongs to the 4-th dwarf -N-Body Methods -emphasized in the Berkeley's View [2] . A short description of the problem considers N particles, p i for i = 1,... 2. the particles are let free to change their state (position and speed) for a very short time interval; the shorter the interval the more accurate the simulation is (in time belonging to O(N)).
While, for N bodies, the brute force approach leads to O(N 2 ) computation for each simulation cycle, applying various strategies, the computational complexity are reducible to O(NlogN) or even O(N). For the particular case of Molecular Dynamics, the computational complexity is given by the huge number of simulation cycles requested for an accurate simulation of the molecular folding process. Thus, any optimization applied to the first step of the simulation cycle is welcome. There are various ways to reduce the number of forces considered as acting on each particle, such as Barnes-Hut Algorithm, Fast Multipole Method or Particle Mesh Method. We selected, for investigating how the Molecular Dynamics can be accelerated using hybrid computation, the Gromacs 1 system whose main idea is to limit the interactions of each particle p i to a small neighbourhood of M << N particles whose actions on the particle p i worth taking into consideration. Thus, a three-step approach is currently practiced:
1. neighborhood search (in time belonging to O(N 2 ))
forces computation (in time belonging to O(N ×M))

up-date (in time belonging to O(N))
There are many solutions for accelerating the Molecular Dynamics applications. The most radical one is to build ASICs based specialised engines, like the Anton machine build by D. E. Shaw Research [10] . At the other end, meaningful accelerations are also obtained by using the last Intel's families of multi cores processors supported by SSE 2 units.
A good compromise performance vs. price is provided by using hybrid computation solutions embodied in Accelerated Processing Units (APU). An APU integrate in the same system a PU with an accelerating parallel engine, such as a GPU 3 , a MIC 4 or, increasingly more frequently, a FPGA. The small accelerations provided by the use of the current parallel accelerators are mainly due to the fact that only the last two of the previously listed steps are submitted to the parallel accelerator, while the first step -the neighbourhood search -which is theoretically the most time consuming, is left to the PU. Usually, the weight of the first step is minimized by the compromising solution of applying it only once at 10-50 state up-dates.
Our proposal refers to an APU based on a parallel accelerator having a Map-Reduce architecture, implemented in FPGA, able to perform efficiently on all the previously emphasized three steps.
The next section discuss the state of the art. In the third section is a short description of the proposed mapReduce accelerator. The fourth section describe the use of the accelerator in running the Gromacs system, a widely used Molecular Dynamics environment. Final comments concludes the paper.
State of the Art
Multi-Core Approach
Current CPU are already parallel machines. Intel's processors, for example, are multi-core engines featured with Streaming SIMD Extensions (SSE) accelerators. We used an Intel i5 system for running Gromacs for Martini water [8] . Table 1 shows us the effects of this kind of two-level parallelism: multi cores, each accelerated by an SSE. It looks like the SSE accelerator (with its 4 execution units, EU) is not of great use. The multi-core aspect is more useful. The overall acceleration, 5.39×, is higher than the acceleration provided by the hundred of EUs of a GPU or the 60 cores of a MIC, because all stages of the Gromacs computation are submitted to the acceleration. But, from architectural point of view, the acceleration provided by p = 20 EUs is too small, 0.27 × p.
Hybrid Solutions
In this paper we deal with systems, distributed or not, based on APU, but we consider only the task executed by one APU. We discuss and provide a hybrid solution for accelerating the Gromacs system.
The current hybrid solutions [1] [6], using GPUs or MICs to accelerate a CPU, develop an algorithm (see Figure The current performances published for the hybrid systems are the following:
• using GPU as accelerator no more than 3× acceleration with GPUs equipped with hundred of cores [6] [4] [1]
• using the Intel Xeon Phi MIC as accelerator 1.8× acceleration is provided [9] [1]
The performances reported for the hybrid systems based on GPU and MIC are limited mainly due to the weak involvement of the accelerator part of the hybrid system in all the sections of the computation represented in Figure  1 . We consider that there are more computation stages appropriated for parallel treatment. Therefore, we propose that, at least, aspects related with the building of the neighbor list can be reconsidered in order to allow the accelerator to contribute more to the overall computation. The architecture of the accelerator we propose is featured with mechanisms able to compute efficiently both, the neighbor list and the updates under the forces acting in the identified neighbourhood. Figure 2 shows the block schematic of our proposal: an APU designed as a hybrid system where ACCELERATOR is based on the cellular system mapReduce INTERFACE, connected between ACCELERATOR and the HOST is controlled by a DMA unit and the transfer is performed through the two FIFOs. DMA loads the program in CONTROL section and transfers data between ACCELERATOR's distributed memory along the cells and MEMORY. In each clock cycle the MAP section receives an instruction from CONTROL. There are two operating modes:
APU Based on the mapReduce Accelerator
The System
• slave mode: CPU loads the program(s) in prog mem, starts running the program(s) and controls the data transfer between ACCELERATOR and MEMORY
• autonomous mode: CPU loads the program(s) and starts running the program, but now the data transfer is completely under the control of ACCELERATOR.
Implementation
In this initial stage of the project, the mapReduce accelerator is implemented using the FPGA technology. For an advanced stage of the project, we are based on previous implementations of the mapReduce accelerator [11] and on evaluations for the 32nm technology. The FPGA technology evolved from a pure programmable structure to a mixed solution putting together frequently used ASIC blocks with the in field programmable blocks used mainly for interconnections. Thus, besides the usual Configurable Logic Blocks, the designers have access to memory blocks, DSP units, advanced micro-controllers (for example: Dual-ARM Cortex 9), and a lot of standard interfaces. Such FPGAs could be a wonderful support for a hybrid computing system centered on the micro-controller and based on the mapReduce accelerator developed on the programmable part.
The Architecture
Because each cell has its m-word memory, the data in the p-cell MAP section is represented as an array of m p-scalar full horizontal vectors as follows: 
Vector IX is the constant index vector (used to identify each cell), while B is a Boolean vector, used to enable or disable every cell (b i = 1 the cell C i executes the current instruction). Vector A is the accumulator vector distributed along the cells. CONTROL section has two special registers: a, the accumulator, and pc, the program counter.
Each cell, C i , in MAP and CONTROL executes instructions from a similar ISA. The ISA is accumulator centered in this initial stage of the project. of The main difference is related with the control instructions. In the MAP section there are executed spatial control instructions (the cells are enabled or disabled acting on the content of the vector B, at the clock cycle level, according to locally tested conditions). In CONTROL the program counter pc ensures the temporal control. Thus, the AC-CELERATOR's ISA is the Cartesian product of two ISAs:
Besides the usual arithmetic & logic and control instructions, the controller's instruction set, cISA, contains specific instructions related with the REDUCE unit: where, a is the co-operand, i.e., the accumulator of the CONTROL section.
The program is organized in pairs of instructions, one for CONTROL prefixed with c, and one for the cells in MAP. Here is an example of the assembler code which performs the scalar multiplication of the index vector with itself delivering the result in the controller's accumulator:
cNOP ; ENDWHERE; / / b [ i ] <= 1 o v e r a l l cNOP ; IXLOAD ; / / a [ i ] <= i cNOP ; IXMULT ; / / a [ i ] <= acc [ i ] * i cVLOAD( l a t e n c y ) ; NOP; / / a <= l a t e n c y s i z e LB ( 1 ) cBRNZDEC ( 1 ) ; NOP; / / w a i t f o r l a t e n c y cCLOAD ( 0 ) ; NOP; / / a <= reduceSum
The left column of instructions are executed by the CONTROL unit, while the right column instructions are executed in each active cell. The first line activates all the cells in the array, the second load the value of the index vector in accumulator, then the content of the accumulator is multiplied in the accumulator with the value of the index vector. The next two instructions delays the load of the accumulator a with the reduction sum provided by the REDUCE unit with a latency in O(log p). The last line loads in the accumulator of the CONTROL unit the value of the reduction sum computed from the content of the accumulator vector A.
Gromacs on mapReduce based APU
The Gromacs simulations are defined for two cases: (1) in the simulated space, a cellular periodic structure of identic three-dimension boxes is defined, and (2) in the simulated space, the cellular approach considers a number of different boxes. In this paper the first case is considered.
The main difference from the actual algorithms consists in the fact that the parallel approach is considered for both, neighborhood selection and upgrade computation.
Each particle is represented by a particle vector of the form: <x, y, z, vx, vy, vz, t, s> where: x, y, z are spatial coordinates, vx, vy, vz are the three components of the velocity, t is a parameter and s is an integer. Initially, in MEMORY there is a string of unstructured particle vectors.
The Case of Periodic Cell Structure in the Simulation Space
In the Gromacs molecular dynamic simulation, periodic boxes of particles are considered for bulk glasses, liquids, crystals or mixtures. The computation considers only one box for which periodic boundary conditions are computed.
The Main Tasks
There are four tasks to be defined for describing the algorithm. For the sake of simplicity, we consider the number of particles equal with the number, p, of cells, C i , in the MAP array. 
LOAD task
SEARCH task
It builds in each cell C i the particle list of neighbourhood, pl[i], for the associated particle pw[i], as follows:
/ * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * t a s k name : SEARCH
r [ i j ] : d i s t a n c e between p a r t i c l e s i and j r c : c u t o f f r a d i u s d e f i n i n g t h e neighbourhood p l [ i ] : n e i g h b o u r h o o d l i s t o f pw[ i ]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * / f o r ( i =1; i <p +1; i = i +1) begin t r a n s f e r pw At the end of this process, in each cell C i , besides its particle vector pw[i], there is stored a particle list pl[i] of various lengths, for example: [i] , in all the active cells is performed also in constant time. The number of particle vectors in pl[i] is no bigger than q < p.
UPDATE task
It consists, mainly, in two stages. In the first stage, the program computes the force exercised by the particles from pl[i] on the particle pw [i] . Then, in the second stage, for a very short period of time, the force is applied on the particle and its new particle vector pw[i] is computed. The execution time for this task is in O(p × q).
STORE task
It is performed on the result of the last update on 8 horizontal vectors containing p vertical 8-component partial vectors. First, the p/8 8 × 8 matrices, contained in the 8 horizontal vectors, are transposed. Then the resulting 8 horizontal vectors, each of p/8 vectors, are stored in MEMORY.
The Algorithm
The algorithm which uses the previously defined tasks is: LOAD loop ( how many t i m e s a r e needed ) SEARCH loop ( L t i m e s ) UPDATE r e p e a t r e p e a t STORE The main loop is repeated so many times how may times the application requires, while the inner loop runs a number of cycles, L, determined by the accuracy imposed to the simulation. The Gromacs team recommends L ∈ [10, 50] updates of the positions at one neighbour search. The execution time of the algorithm is in O(p × q).
Evaluation
Using, in the Vivado environment, our mapReduce accelerator instantiated for p = 400, the Gromacs molecular dynamic simulation for the Martini water was done. The data, corresponding to 400 particles, are loaded and all the stages of simulation are computed on the parallel accelerator.
At the end of the SEARCH task, in each cell C i , besides its particle vector pw[i], there is stored a particle list pl[i] of various lengths, containing from 0 to 60 particle vectors, so as in each cell are stored no more than 61 × 8 = 480 scalars. The mean value is 41 × 8.
The degree of parallelism achieved for each main stage of the computation are presented in Table 2 . The figures are provided from the simulation, programmed in assembly language for FPGA implementation. The architecture performs pretty good for the neighbour search, the stage we added to be submitted to the parallel accelerator. Forces are computed in parallel with a smaller degree of parallelism because the mean length of the neighbourhood list is 40 while the maximal length is 60. the architecture are presented in Table 2 and Table 3 . Because the neighbour search is performed once for 10 updates, its weight in the full simulation is diminished, and consequently, the overall degree of parallelism we measured in simulation is only ε = 0.64, instead of ε = 0.756. Table 3 shows the performance of the two extreme solutions, CPU and specific circuit implemented as ASIC, in order to pe compared with our architectural solution in two implementations, FPGA and ASIC. The computation performance is expressed in microseconds of dynamic simulation performed per one day of computation, μs/day, while the energy use is expressed in Watts-hours per microseconds of dynamic simulation, W h/μs. Theoretically, the acceleration for p execution cells is:
With of CPI 5 of 1.5, because the cells execute floating point operations in few clock cycles (to keep eng small & simple), we compute α = 31.6. The acceleration measured in simulation for the FPGA solution, with 400 execution cells, is α = 32 compared with one Intel core without SSE, i.e., one execution cell.
For the ASIC implementation of the mapReduce accelerator (with f CK_ASIC = 2.7MHz), the acceleration is
Let's call this acceleration, α A , the architectural acceleration, i.e., acceleration which compares engines working 5 CPI stands for Cycles Per Instruction. at the same frequency, thus emphasizing the effects of the architectural design decisions. Indeed, for our case, the acceleration is limited because of ε < 1 (limited by the problem and by our ability to provide an efficient algorithm) and because we decided to execute floating point operations with a sequence of specific instructions. Compared with a 4-core Intel PU with SSE, i.e., 4+16 execution units, the FPGA acceleration is 5.94×. In the section 2.2 we provided performances published for GPU and MIC based hybrid solutions. Our FPGA hybrid system performs at least 2× better than GPU, which provides 3×, or MIC which provides 1.8× acceleration. Do not mention the power of hundred of Watts consumed by GPU or MIC accelerators, compared with tenth of Watts of our FPGA solution.
The comparison with the Anton ASIC looks not too bad. Our FPGA implemented programmable solution has performances in the same range with this specialized circuit which is only 3× more efficient.
Final Remarks
The degree of parallelism achieved by the mapReduce accelerator in running Gromacs is 60% for force computation and 80% for neighbour search. The overall degree of parallelism is 64%. The current hybrid solutions accelerate only the force computation. Our solution brings a substantial improvement, because it involves the accelerator in the neighbour search also, for which its degree of parallelism is higher than for force computation.
We defined the architectural acceleration of an APU as the acceleration provided by an APU with both, onecore PU and the accelerator implemented in the same technology and running at the same frequency. Thus, the architectural acceleration of our proposal is 0.43p×. The acceleration is limited only by the degree of parallelism and by the weight of floating point operations, both specific to the application.
The acceleration provided by our mapReduce accelerator implemented in 28nm FPGA, related to the performance of an 22nm 4-core Intel CPU with SSE, is 6×. The simulation estimates, for an ASIC implementation of the mapReduce accelerator, 30× improvement.
The energy efficiency of the mapReduce accelerator is improved 20× for the FPGA version, and 300×, for ASIC version.
A promising compromise between FPGA and ASIC in implementing mapReduce accelerators for Gromacs system is the eASIC technology.
